PRESS RELEASE
Silicon Interfaces® is featured in EEHerald article DAC 2023: AI by AI todesign heterogenous 3D IC dated 16/07/2023
- Silicon Valley, CA, 17th July 2023 9:00 am
In a far-reaching development for the Semiconductor Industry,Silicon Interfaces continues to bulldoze its way to be the top Semiconductor Services company and with the Press Release dated 16 th July 2023, wherein Silicon Interfaces® is featured in EEHerald article DAC 2023: AI by AI to design heterogenous 3D IC, it is increasing become clear the Company possesses lead in several areas and thanks to the works at Silicon Interfaces, today, the world understands the powers and strength of Vedic Mathematics in multi-Core RISC-V arithmetic computational processing, the clout of cross-platform single intent portable stimulus, and enhanced scenarios for security and data integrity in a multi-Core and multi-Device fabric matrix, integration of Low Power to verification methodologies as well application of AI/ML to fault simulation to reduce complex nodal coverage in millions and time to market guidelines to help companies.
As per Srinivasa Reddy N of EEHerald and we quote "Silicon Interfaces presented at the 60th DAC Design Automation Conference Paper titled "Low Power and Area Efficient 64 Bit Vedic Multiplier Design for High Speed Operation in ASIC-DSP Applications". It's founder Subhas Basu quoted "The 60th DAC is landmark/watershed event as it has brought implementation and application of Artificial Intelligence and Machine Learning to the fore along with open source multi-Core usage and to this extent it has been the seeding ground for AI/ML for Simulation and Fault Simulation and of course, demonstrating the use of Vedic Arithmetic Logic Units (ALUs) to speed up processing. With geometries for manufacturing hitting low bounds, any way to speed up computation, lower power usage and of course area, is a game changer and disruptive. The future is being written now and its all happening at the 60th DAC"."(https://www.eeherald.com)
"These are exciting times for Silicon Interfaces with recognition and accolades from the United States to Japan and Europe to India", said Mrs. Heena Bhatia, Chief Business Officer, of Silicon Interfaces."The sheer volumes of papers titles and the in-depth research undertaken have caught the eye of the leaders in Semiconductor space and shall only encourage the Company to go from strength to strength."
About Silicon Interfaces
Silicon Interfaces offers specialized semiconductors and microelectronics services for Low Power Designs, Portable Stimulus Standards (PSS) for Verification, Functional Safety Assurance and Fault Simulation, SystemC TLM, Verilog, SystemVerilog, and UVM, EDA tools Product Support/Validation, and EDA Infrastructure tools Development in Python/PHP/Qt for customers in North America, Europe, and Asia Pacific. Please visit www.siliconinterfaces.com
Silicon Interfacesis a powerhouse of Intellectual Property developed by its team of Engineers. These are owned and copyrighted by Silicon Interfaces and sold as a Portfolio of IPs. Silicon Interfaces released effective 2002 a plethora of 14 IPs and consequently 6+ Verification IPs across a broad spectrum. The Program is targeted to the Wireless and Wired Networking, Data Communications, and Inter-connect areas, with extensions to Embedded and Storage areas. The program offers a Portfolio of Design IPs and has a program for Roadmap IPs.
<Back to news main
PRESS RELEASE
Silicon Interfaces® is featured in EEHerald article DAC 2023: AI by AI to design heterogenous 3D IC dated 16/07/2023
- Silicon Valley, CA, 17th July 2023 9:00 am
In a far-reaching development for the Semiconductor Industry, Silicon Interfaces continues to bulldoze its way to be the top Semiconductor Services company and with the Press Release dated 16 th July 2023, wherein Silicon Interfaces® is featured in EEHerald article DAC 2023: AI by AI to design heterogenous 3D IC, it is increasing become clear the Company possesses lead in several areas and thanks to the works at Silicon Interfaces, today, the world understands the powers and strength of Vedic Mathematics in multi-Core RISC-V arithmetic computational processing, the clout of cross-platform single intent portable stimulus, and enhanced scenarios for security and data integrity in a multi-Core and multi-Device fabric matrix, integration of Low Power to verification methodologies as well application of AI/ML to fault simulation to reduce complex nodal coverage in millions and time to market guidelines to help companies.
As per Srinivasa Reddy N of EEHerald and we quote "Silicon Interfaces presented at the 60th DAC Design Automation Conference Paper titled "Low Power and Area Efficient 64 Bit Vedic Multiplier Design for High Speed Operation in ASIC-DSP Applications". It's founder Subhas Basu quoted "The 60th DAC is landmark/watershed event as it has brought implementation and application of Artificial Intelligence and Machine Learning to the fore along with open source multi-Core usage and to this extent it has been the seeding ground for AI/ML for Simulation and Fault Simulation and of course, demonstrating the use of Vedic Arithmetic Logic Units (ALUs) to speed up processing. With geometries for manufacturing hitting low bounds, any way to speed up computation, lower power usage and of course area, is a game changer and disruptive. The future is being written now and its all happening at the 60th DAC"." (https://www.eeherald.com)
"These are exciting times for Silicon Interfaces with recognition and accolades from the United States to Japan and Europe to India", said Mrs. Heena Bhatia, Chief Business Officer, of Silicon Interfaces."The sheer volumes of papers titles and the in-depth research undertaken have caught the eye of the leaders in Semiconductor space and shall only encourage the Company to go from strength to strength."
About Silicon Interfaces
Silicon Interfaces offers specialized semiconductors and microelectronics services for Low Power Designs, Portable Stimulus Standards (PSS) for Verification, Functional Safety Assurance and Fault Simulation, SystemC TLM, Verilog, SystemVerilog, and UVM, EDA tools Product Support/Validation, and EDA Infrastructure tools Development in Python/PHP/Qt for customers in North America, Europe, and Asia Pacific. Please visit www.siliconinterfaces.com
Silicon Interfacesis a powerhouse of Intellectual Property developed by its team of Engineers. These are owned and copyrighted by Silicon Interfaces and sold as a Portfolio of IPs. Silicon Interfaces released effective 2002 a plethora of 14 IPs and consequently 6+ Verification IPs across a broad spectrum. The Program is targeted to the Wireless and Wired Networking, Data Communications, and Inter-connect areas, with extensions to Embedded and Storage areas. The program offers a Portfolio of Design IPs and has a program for Roadmap IPs.
<Back to news main
Some trademarks, copyrights or patents may be restricted ownership based on geographical locations. All
trademarks and copyrights or patents are acknowledged.
Designed and maintained by Silicon Interfaces. Copyright © 1999 - Silicon Interfaces Private
Limited, India. All rights reserved.
Privacy Statement & Terms of use
Code of Conduct
Environment Health and Safety.
Privacy Statement & Terms of use
Code of Conduct
Environment Health and Safety.
